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 
Abstract— In this letter, we analyze the carrier transit delay in 
graphene field-effect transistors (GFETs). GFETs are fabricated at 
the wafer-scale on sapphire substrate. For a device with a gate length 
of 210 nm, a current gain cut-off frequency fT of 18 GHz and 22 GHz 
is obtained before and after de-embedding. The extraction of the 
internal (     ,      ) and external capacitances         and       ) 
from the scaling behavior of the gate capacitances     and     allows 
the intrinsic (    ), extrinsic (    ) and parasitic delays (    ) to be 
obtained. In addition, the extraction of the intrinsic delay provides a 
new way to directly estimate carrier velocity from the experimental 
data while the breakdown of the total delay into intrinsic, extrinsic, 
and parasitic components can offer valuable information for 
optimizing RF GFETs structures. 
Index Terms— Graphene Field Effect Transistors (GFET), CVD 
graphene, sapphire, delay analysis, carrier velocity. 
I. INTRODUCTION 
he extraordinary transport properties of graphene [1], together 
with its excellent chemical and mechanical stability, have 
motivated the development of graphene-based radio 
frequency (RF) electronics [2][3]. Recent work has demonstrated 
graphene field-effect transistors (GFETs) with current-gain 
cut-off frequency (fT) in the hundreds of gigahertz range [4][5][6]. 
Besides extracting figures of merits such as fT and maximum 
oscillation frequency (fmax), the high frequency performance of the 
GFETs can also be investigated by extracting its carrier transit 
delays and by understanding how the delay depends on the 
intrinsic and extrinsic properties of the device. Such analysis not 
only gives deep physical insight into the carrier transport in the 
channel, but also provides valuable information that can guide the 
device engineers in designing high performance RF GFETs. The 
contribution of this letter is three-fold. First, GFETs are fabricated 
on sapphire substrate [7] to reduce the parasitics from the  
ground-signal-ground (GSG) probe pads. This minimizes the error 
in measuring the S-parameter of the device and allows 
small-signal capacitances to be accurately extracted. Second, we 
present for the first time a detailed delay analysis of high 
frequency graphene transistors. Lastly, the simple and robust 
method proposed can accurately extract the intrinsic transit delay 
of the GFETs - the delay purely associated with the carrier 
transiting across the intrinsic gate region – and allows a new 
method for direct experimental extraction of the average carrier 
velocity in the channel. In addition, the individual contributions 
from the intrinsic, extrinsic and the parasitic elements to the total 
carrier transit delay can be estimated, which provides valuable 
information for optimizing the design of RF transistors.  
II. GRAPHENE FETS ON SAPPHIRE SUBSTRATE 
The delay analysis relies on accurate two-port S-parameter 
measurements of the transistor, from which the small-signal 
capacitances between various electrodes of the active device can 
be extracted using small-signal equivalent circuit models. Most of 
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today’s graphene devices are fabricated on thermally grown SiO2 
on Si substrates for two reasons: (1) the ability to identify single- 
and few-layer graphene sheets using a standard optical 
microscope and (2) the ability to use the conductive silicon as a 
back-gate. Unfortunately, for GFETs on a conductive substrate, 
such as doped silicon, the active device is embedded in the large 
parasitics of its GSG probe pads. The de-embedding process, 
hence, involves subtraction between two large numbers, which 
can lead to significant errors in the de-embedded S-parameters 
and a large ratio between these devices’ fT values before and after 
de-embedding [5]. These errors in the de-embedded S-parameters 
will be carried over to the extraction of the capacitances and make 
delay analysis virtually impossible.   
To reduce the GSG probe pad capacitances and improve the 
accuracy of the de-embedded S-parameter, we fabricate RF 
GFETs on a sapphire wafer (500 m thick) with substrate 
resistivity above 10
16
 .cm. For comparison, the resistivity of 
conductive Si is less than 1 .cm and about 103 .cm in 
high-resistivity Si. The highly resistive sapphire substrate can help 
eliminate most of the capacitances contributed by the coupling 
between the pad metals and the charge carriers in the substrate.  
The graphene used in this work is grown by chemical vapor 
deposition (CVD) method on copper catalyst [8]. Films are then 
transferred to a sapphire substrate [8]. Single-layer graphene has 
been obtained, which uniformly covers more than 95% area of the 
sample. Figure 1(a) shows the Raman spectrum of single-layer 
graphene on sapphire substrate taken with a 532 nm excitation 
laser. The Raman spectrum of graphene-on-sapphire is almost 
identical to the Raman spectrum of graphene-on-SiO2 except for a 
broad background fluorescence commonly found in sapphire due 
to trace impurities [9]. Room-temperature carrier mobilities were 
in the range of 2,234±95 cm
2
/V.s (for a sheet charge density nS= 
6.0±0.4×10
12
 cm
-2
) as measured through van der Pauw structures 
(B=0.3 T, I=0.1 mA). As reference, mobilities in graphene 
transferred on to 300 nm silicon dioxide are typically 2,220±174 
cm
2
/V.s (for a sheet charge density nS= 5.5±0.6×10
12
 cm
-2
). To 
fabricate graphene transistors, the ohmic contacts of the GFETs 
are first formed by depositing a 2.5 nm Ti/45 nm Pd/15 nm Au 
metal stack by e-beam evaporation using a pre-ohmic aluminum 
capping process [10]. Device isolation is achieved by O2 plasma 
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Fig. 1 (a) Raman spectra taken with a 532 nm Nd:YAG laser confirm the presence 
of single-layer graphene on sapphire. The Raman spectrum of graphene on SiO2 is 
also shown for comparison. (b) Schematic of the GFET on sapphire with the 
small-signal equivalent circuit overlaid on top.     and    are the source and drain 
access resistances.    is the intrinsic resistance.      is the intrinsic 
transconductance.          is the output conductance.     is the source-drain 
capacitance.       and       are the internal gate-source and gate-drain 
capacitances.        and        are the external gate-source and gate-drain 
capacitances.  
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etching. A gate dielectric consisting of 16 nm Al2O3 is then 
formed by naturally oxidizing e-beam evaporated Al. The top gate 
electrode consists of 60 nm-thick Al. The RF performance of the 
devices is measured with an N5230A Network Analyzer 
following short-open-load-through calibration and standard 
open-short de-embedding process [11]. The device with   =210 
nm shows an fT of 18 GHz before de-embedding and 22 GHz after 
de-embedding (Figure 2(d)). The ratio is very close to unity, 
confirming that the GSG probe pad parasitics are small. Figure 2(e) 
gives the measured (after de-embedding) and modeled 
S-parameters, showing excellent agreement. Figure 2(f) shows the 
dependence of fT on the intrinsic drain-source bias,    
      
          . Since these GFETs operate in the linear regime, fT 
increases with    
 , which leads to the increase in the drain current 
and hence higher intrinsic transconductance. This behavior is 
similar to conventional devices in their linear regime [12].  
III. EXTRACTION OF CARRIER TRANSIT DELAY IN GFETS 
There are several methods in the literature for extracting carrier 
transit delays [12-13]. Moll’s method [12] is widely used for III-V 
HEMTs. However, the method is best used for devices operating 
in the saturation region, in which the dependence of the drain 
current on the source-drain bias is negligible. The method does not 
work well with graphene devices because the majority of the 
GFETs today operate in the linear regime. In addition, the absence 
of the drain depletion region in graphene transistors makes the 
concept of drain delay [12] irrelevant to GFETs. The method in 
[13] requires cold-FET measurement. This is also not suitable for 
GFETs, which usually have a significant off-state current and 
never pinch off. Here, we use the method in [14, 15] to extract the 
carrier transit delay. The fT of a field-effect transistor is inversely 
proportional to the total delay (      ) of the device, which can be 
divided into three different components: the intrinsic delay (    ), 
the extrinsic delay (    ), and the parasitic delay (    ): 
       
 
    
                (1) 
where       is the time taken by the carrier to cross the intrinsic 
channel region (  );      is the additional delay associated with 
the external fringe capacitances and can be interpreted as the 
additional transit time due to the extended channel region (   ); 
and      is the RC time constant required to charge and discharge 
the remaining parasitic part of the active device region. The fT of a 
device is related to the small-signal circuit parameters as [16]: 
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Hence, the three components of the total delay are related to the 
small-signal circuit parameters (Figure 1(b)) as follows: 
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In this paper, we define the source of hole injection as the source 
for the GFETs.       and       are the internal capacitances. These 
are the components of     and     that directly scale with the gate 
length, while        and        are the external fringe capacitances, 
i.e. the components of     and     that do not change with the 
gate length. The small-signal capacitances     and     are first 
extracted from S-parameters. As shown in Figure 3(a), both the 
internal and external capacitances of the devices are then extracted 
from the scaling behavior of     and     for three GFETs with 
    430 nm, 311 nm and 210 nm. The effective lateral electric 
field in the channel    
                 and the intrinsic 
gate overdrive (   
        ,            for the 210 nm 
device) are kept the same in all three devices in order to achieve 
similar lateral and vertical electrostatic conditions in the channel 
for each device. The devices are within a few hundred m from 
each other on the same sample and gate lengths are accurately 
measured by scanning electron microscopy (SEM).     and     
have contributions from both the electrostatic capacitance of the 
gate dielectric and quantum capacitance of graphene. Unlike 
conventional devices operating in saturation regime where     is 
much smaller and has a very weak dependence on the gate length 
 
Fig. 2 (a) and (b) SEM images of a device with   =210 nm and     =1.5 m. (c) 
Transfer characteristics (   -   ). (d) fT of this device before (18 GHz, red circles) 
and after (22 GHz, blue circles) de-embedding the GSG probe pad parasitics. 
   =-1.6 V.    =-0.6 V. (e) The measured S-parameters after de-embedding (red 
dots) and the S-parameters predicted by the small-signal model (blue curves). (f) 
Dependence of fT on drain bias with VGS biased to optimum   . All measurements 
were performed in vacuum (1.4×10-4 Torr).  
Fig. 3 (a) Extraction of external gate capacitances (      ,       ) and internal gate 
capacitances (     ,      ) from the scaling behavior of     and    . The effective 
lateral electric field in the channel and the intrinsic gate overdrive           
      are kept the same for each device. (b) Intrinsic (    ), extrinsic (    ) and 
parasitic delays (    ) v.s. gate length. (c) Percentage of each delay component in 
the total delay for each device. (d) frequency performance. 
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due to minimum charge variation on the drain side in the 
saturation regime, the majority of the GFETs reported in the 
literature does not show current saturation and hence have     
that is a considerable fraction of    .     in GFETs also 
demonstrates significant dependence on gate length. This Miller 
capacitance can limit the bandwidth for amplifier applications.    
IV. RESULTS AND DISCUSSIONS 
Figure 3(b) shows that the intrinsic delay scales almost linearly 
with the gate length, as expected, while the extrinsic and parasitic 
delays both stay relatively constant as gate length changes. Hence, 
as the gate length reduces, the total delay in these GFETs becomes 
increasingly dominated by both the extrinsic and parasitic delays 
while the percentage of the intrinsic delay shrinks (Figure 3(c)). 
The increasing dominance of the parasitic delay in shorter channel 
GFETs as shown here agrees with Ref. [17], which shows that the 
access resistances play a key role in limiting fT of short channel 
GFETs. Figure 3(c) shows that the extrinsic delay also becomes 
more significant in GFETs with shorter channels. Hence, to 
further improve fT of RF GFETs, both      and      need to be 
reduced.      can be reduced by minimizing the source and drain 
access resistances, such as using a self-aligned device structure 
[5]. In addition, both      and      can be reduced by optimizing 
the gate thickness and overlap to reduce fringe capacitances. 
The intrinsic delay is directly related to the carrier velocity in the 
channel, which can be evaluated from the slope of the intrinsic 
delay dependence on LG in Figure 3(b):               
   
             . While this velocity is extracted in the linear 
region of sample FETs, it is still much higher than saturation 
velocity in Si devices [18], demonstrating the great potential of 
graphene FETs. For a given lateral electric field in the channel, the 
carrier velocity in linear region is dependent on the carrier 
mobility. In GFETs, the mobility is mainly limited by the various 
scattering mechanisms, such as charge impurity scattering, optical 
phonon scattering, and ripple scattering. Hence, the intrinsic delay 
for GFETs operating in linear region can be reduced by biasing the 
channel at a higher lateral electric field to achieve a higher carrier 
velocity. For GFETs operating at a given bias condition in linear 
region or for operation in saturation region, the intrinsic delay can 
be reduced by improving the material quality and by using a better 
substrate such as boron nitride [19][20] to reduce scattering and 
improve carrier mobility and carrier velocity. 
 Figure 3(d) shows the cut-off frequencies for these devices. 
The measured cut-off frequencies        after de-embedding 
agree well with that calculated from the total delay (          ). 
fT,2 is the cut-off frequency if the access resistances are completely 
removed. fT,1 is directly related to the carrier velocity in the 
intrinsic channel region and is generally hard to reach in practical 
devices; but nevertheless, it highlights the great potential of these 
GFETs. Even with the moderate mobility in the CVD graphene 
used in this work, fT,1 can reach 1 THz if the gate length is reduced 
to 20 nm. This is a conservative estimate because the carrier 
transport may become ballistic at such gate length, which can 
further enhance the frequency performance.  
In conclusion, a method for extracting the carrier transit delays 
in RF transistors is applied to GFETs on sapphire with 
sub-micrometer gate length. The extraction of intrinsic delay 
offers a new way to estimate the carrier velocity in the channel. By 
breaking down the total delay into individual components 
associated with intrinsic carrier velocity, fringe capacitances, and 
access region parasitics, this method provides insightful 
information for device optimization. These three delay 
components can also serve as figures of merit for comparing the 
quality of RF GFETs in terms of both the intrinsic material 
transport property (by using     ) and the design and quality of the 
external device structure (by using      and     ).      
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